This Website uses first and third party cookies. By clicking "agree" or by continuing to browse this Website, you consent to the use of cookies. Read more about these cookies and how to configure them.
Join us at AutoSens Brussels 2021

Careers Contact Sales
Join us at AutoSens Brussels 2021

OmniVision's OV680 companion chip is a multi-sensor bridge solution that combines images from four sensors into a single data stream. Ideally suited for high definition (HD) multi-camera applications, the OV680 has four 1-lane MIPI receivers for four video inputs or two 2-lane MIPI for two video inputs, a 2-lane MIPI transmitter for video output, and a built-in 8-bit microcontroller.

The OV680 features integrated image signal processors (ISPs), allowing it to process one, two, or four video streams simultaneously. The companion chip can output 2x 720p video at 60 frames per second (fps), or 4x VGA video at 120 fps.


- Four one-lane MIPI receiver for video input
- Can combine to dual 2-lane video input
- One channel two-lane MIPI transmitter for video output
- Up to 400 kHz SCCB with 13 MHz ~ 26 MHz input clock
- Three general purpose IO (GPIO)
- One open drain output CMD_RDY

On-chip PLLs:
- System PLL - input clock frequency ranges from 13 MHz to 26 MHz
- MIPI speed - 5x or 10x of system clock for raw, 4x or 8x of system clock for YUV

Image signal processor (ISP)
- Two ISPs, one for each input video stream
- Max resolution: 1280 x 800
- Max frame rate: 60 fps at 720p, 120 fps at VGA, 240 fps at QVGA
- Defect pixel correction (DPC)
- Lens shading correction (LENC)

- One SCCB master to control sensors
- One SCCB slave to take the commands from host controller
- 7-bit SCCB slave device ID is fixed to 0x35 (0x6A for write, and 0x6B for read)
- Supports SCCB clock 100 kHz and 400 kHz

Data format:
- Input: raw
- Output: raw 8/10-bit, YUV422

- 8-bit microcontroller running at the system clock
- 16 KByte program memory

Power supply:
- 1.8V for DOVDD, 2.8V for MIPI and PLL analog
- Internal regulator generates 1.2V DVDD from DOVDD for the digital core circuit
- Hardware standby mode: initiated by pulling PWDN high, whole system halts and input clock is gated
- Software standby mode: initiated by register, whole system except the SCCB slave block halt

Order Information
Ordering No. Vout(V) Package
Part Specification
DescriptionSensor bridge chip for multiple video streams with image signal processor (ISP) to process 1, 2, or 4 sensor image streams simultaneously
Key Features2 x 720p @ 60 fps
MIPI in and out
Built-in ISP
4 x VGA @ 120 fps
Target SolutionsRobotic
Eye tracking
Package Type64-pin BGA
Max Frame Rate720p x 2 @ 60 fps
Output Interface2-lane MIPI
Input Interface4x 1-lane MIPI
Product GuidePDF