## WD1072VA, WD1072D

## 2-A Step-Down Converter with Forced PWM Feature

## Descriptions

The WD1072 is a synchronous step-down DC-DC converter optimized for high efficiency and compact solution size. The device integrates switches capable of delivering an output current up to 2 A . At the whole load range, the device operates in the quasi-fixed frequency constant on time mode with 1.5 MHz switching frequency. In shutdown, the current consumption is less than $2 \mu \mathrm{~A}$.

An internal soft start circuit limits the inrush current during startup. The WD1071 also has built-in features including over current protection and thermal shutdown protection.

The WD1072 is available in an SOT-563 and a DFN1616 package. Standard products are Pb -free and Halogen-free.

## Features

- Input voltage range from 2.5 V to 5.5 V
- Forced PWM to reduce output voltage ripple
- Up to $95 \%$ efficiency
- Integrate $125 \mathrm{~m} \Omega$ (high side) and $65 \mathrm{~m} \Omega$ (low side) Iow Rds(on) power MOSFETs
- Adjustable output voltage from 0.6 V to VIN
- $100 \%$ duty cycle for the lowest dropout
- 1.5 MHz typical switching frequency
- Over-current protection and hiccup
- Thermal shutdown protection


## Applications

- General purpose POL supplies
- Set top boxes
- Network video cameras
- Wireless routers
- Solid state drivers and hard disk drivers
https://www.ovt.com


Figure 1 SOT-563


Figure 2 DFN1616


Figure 3 Marking of the SOT-563


Figure 4 Marking of the DFN1616

## Order Information

Table 1

| Device | Package | Shipping |
| :---: | :---: | :---: |
| WD1072VA-6/TR | SOT-563 | 3000/Reel\&Tape |
| WD1072D-6/TR | DFN1616 | 3000/Reel\&Tape | www.ovt.com

Pin Information


Figure 5 Pin Configuration (Top View)
Table 2

| Pin | Symbol | Description |
| :---: | :---: | :--- |
| 1 | FB | Converter feedback input. Connect to output voltage with feedback resistor <br> divider. |
| 2 | GND | System ground pin. Reference ground of the regulated output voltage: requires <br> extra care during PCB layout. Connect to the GND with copper traces and vias. |
| 3 | VIN | Supply voltage pin. Requires a cap to decouple the input rail. Connect using a <br> wide PCB trace. |
| 4 | SW | Switch pin connected to the internal FET switches and inductor terminal. Connect <br> the inductor of the output filter using a wide PCB trace to the pin. |
| 5 | EN | Device enable logic input. Logic high enables the device; logic low disables the <br> device and turns it into shutdown. Do not leave floating. To activate high for <br> automatic start-up, the EN can be connected to the VIN directly or through a <br> resistor. |
| 6 | NC | No connection. Recommend connecting the pin to the ground net for better <br> thermal performance. | www.ovt.com

## Block Diagram



Figure 6 Block Diagram

## Typical Applications



Figure 7 Typical Applications

## Absolute Maximum Ratings

The absolute maximum ratings are stress ratings only. Stresses beyond the range in table 3 might cause substantial damage to the device. Functional operation of the device under other conditions is not implied. Prolonged exposure to extreme conditions might affect device reliability.

Table 3

| Parameter | Symbol | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | VIn, VEN |  | -0.3 | 6 | V |
| Switch output | V ${ }_{\text {SW }}$ | DC | -0.3 | $\mathrm{V}_{\text {IN }}+0.3$ | V |
| Switch output | Vsw | AC, less than 10ns | -3.0 | 9 | V |
| Output voltage feedback | $V_{\text {FB }}$ |  | -0.3 | 3 | V |
| Operation junction temperature | TJ |  | -40 | 150 | ${ }^{\circ} \mathrm{C}$ |
| - | $\theta_{J A}$ |  |  | 142 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | $\theta_{J C}$ |  |  | 51 |  |
| Storage Temperature | $T_{\text {stg }}$ |  | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |
| Human Body Model (HBM) | HBM | Per ANSI/ESDA/JEDEC JS-001, all pins ${ }^{(1)}$ |  | 2000 | V |
| Charged Device Model (CDM) | CDM | Per JEDEC specification JESD22-C101, all pins ${ }^{(2)}$ |  | 500 | V |

## Recommended Operation Conditions

Table 4

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\mathrm{IN}}$ |  | 2.5 |  | 5.5 | V |
| Output voltage | Vout |  | $\mathrm{V}_{\mathrm{FB}}$ |  | $\mathrm{V}_{\mathrm{IN}}$ | V |
| Output current | lout |  | 0 |  | 2 | A |
| Operating junction <br> temperature | $\mathrm{T}_{J}$ |  | -40 | - | 125 | ${ }^{\circ} \mathrm{C}$ |

## Electrical Characteristics

$\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\text {IN }}=5 \mathrm{~V}$, unless otherwise noted. ${ }^{(2)}$
Table 5

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply current (shutdown) | Isd | Ven $=0 \mathrm{~V}$ |  | 0.01 | 2 | $\mu \mathrm{A}$ |
| Supply current (quiescent) | lo | $\mathrm{V}_{\mathrm{EN}}=2 \mathrm{~V}, \mathrm{~V}_{\text {fb }}=0.5 \mathrm{~V}$ |  | 500 |  | uA |
| HS switch-on resistance | Ron_Hs | $\mathrm{Isw}=100 \mathrm{~mA}, \mathrm{~V} / \mathrm{N}=3.6 \mathrm{~V}$ |  | 125 |  | $\mathrm{m} \Omega$ |
| LS switch-on resistance | Ron_Ls | $\mathrm{Isw}=-100 \mathrm{~mA}, \mathrm{~V}_{\mathrm{I}=3}=3.6 \mathrm{~V}$ |  | 65 |  | $\mathrm{m} \Omega$ |
| Current limit | LIM | High-side FET current limit | 3 |  |  | A |
| Switching frequency | Fsw |  |  | 1500 |  | kHz |
| Max duty cycle | Dmax |  | 100 |  |  | \% |
| Feedback voltage | Vref | $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ | 594 | 600 | 606 | mV |
|  |  | $\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ | 588 |  | 612 |  |
| Feedback current | Ifb | $\mathrm{V}_{\text {FB }}=0.63 \mathrm{~V}$ |  | 50 | 100 | nA |
| EN rising threshold | Ven_rising |  | 1.2 |  |  | V |
| EN falling threshold | Ven_falling |  |  |  | 0.4 | V |
| EN input current | IEN | $\mathrm{V}_{\text {En }}=2 \mathrm{~V}$ |  | 0.4 |  | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{EN}=0} \mathrm{~V}$ |  | 0 |  |  |
| VIN under voltage lockout threshold | $\mathrm{INUV}_{\text {TH }}$ | Rising |  | 2.3 | 2.45 | V |
| VIN under voltage lockout threshold hysteresis | INUV Hrs |  |  | 100 |  | mV |
| Soft-Start period | T_SS |  |  | 1.2 |  | ms |
| Thermal shutdown | T_SD |  |  | 160 |  | ${ }^{\circ} \mathrm{C}$ |
| Thermal hysteresis | TSD_HYS |  |  | 25 |  | ${ }^{\circ} \mathrm{C}$ |

Note (2): Guaranteed by design and engineering sample characterization.

## Typical Characteristics

$\mathrm{V}_{\text {IN }}=5 \mathrm{~V}$, $\mathrm{V}_{\text {Out }}=1.8 \mathrm{~V}, \mathrm{~L}=1.0 \mu \mathrm{H}, \mathrm{C}_{\text {IN }}=4.7 \mathrm{uF}, \mathrm{Cout}_{\text {out }}=22 \mathrm{uF}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.






www.ovt.com












www.ovt.com


Switching waveform, $\mathrm{V}_{\mathrm{I}}=3.3 \mathrm{~V}$, $\mathrm{V}_{\text {OUT }}=1.2 \mathrm{~V}$, lout=2 A Switching waveform, $\mathrm{V}_{\mathrm{IN}}=5.0 \mathrm{~V}$, Vout=1.2 V, lout=2 A


Ripple, V In $=3.3 \mathrm{~V}$, Vout=1.2 V, lout=2 A


Ripple, V IN $=5.0 \mathrm{~V}$, Vout=1.2 V, lout=2 A


Start up from $\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}$, $\mathrm{V}_{\text {out }}=1.2 \mathrm{~V}$, lout=0 A


Start up from $\mathrm{V}_{\mathrm{IN}}, \mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}$, $\mathrm{V}_{\text {out }}=1.2 \mathrm{~V}$, lout=2 A


Shut down from $\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}$, $\mathrm{V}_{\text {out }}=1.2 \mathrm{~V}$, Iout=0 A


Shut down from $\mathrm{V}_{\mathrm{IN}}, \mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}$, $\mathrm{V}_{\text {out }}=1.2 \mathrm{~V}$, lout=2 A


Start up from EN, ViN=3.3 V, Vout=1.2 V, lout=0 A


Start up from EN, $\mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}$, $\mathrm{V}_{\text {out }}=1.2 \mathrm{~V}$, lout=2 A


Shut down from EN, $\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}$, Vout=1.2 V, lout=0 A


Shut down from EN, $\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}, \mathrm{Vout}=1.2 \mathrm{~V}$, lout=2 A

$\mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}$, $\mathrm{V}_{\text {OUT }}=1.2 \mathrm{~V}$, lout=2 $\mathrm{A} \sim$ Short to GND

$\mathrm{V}_{\text {IN }}=5.0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.2 \mathrm{~V}$, Iout=2 $\mathrm{A} \sim$ Short to GND


Load Transient, Vin=3.3 V, Vout=1.5 V, lout 1 mA to 2000 mA

## Operation Information

The WD1072 is a high-efficiency FPWM synchronous step-down converter. The device operates with an adaptive on time with valley current control scheme. The device operates at typically 1.5 MHz frequency in a constant on time mode. Based on the $\mathrm{V}_{\mathbf{I N}} / \mathrm{V}_{\text {out }}$ ratio, the internal circuit sets required on time for high side MOSFET. It makes the switching frequency relatively constant regardless of the variation of input voltage, output voltage, and load current.

## Enabling and Disabling the Device

The WD1072 is enabled by setting the EN input to a logic High. Accordingly, a logic Low disables the device. If the device is enabled, the internal power stage starts switching and regulates the output voltage to the set point voltage. The EN input must be terminated and should not be left floating.

## 100\% Duty Cycle Low Dropout Operation

The WD1072 offers $100 \%$ duty cycle operation mode. In the mode, the high-side MOSFET switch is constantly turned on and the low-side MOSFET is switched off. Depending on the load current and output voltage, the minimum input voltage to maintain output regulation is calculated as below:

$$
\operatorname{VIN}(M I N)=\operatorname{Vout}+\operatorname{lout} X(\operatorname{Rds}(O N)+R L)
$$

where

> - $\mathrm{RDS}(O N)=$ High side FET on-resistance
> - RL = Inductor ohmic resistance (DCR)

## Soft Startup

After enabling the WD1072, internal soft startup circuitry ramps up the output voltage which reaches nominal output voltage in 1.2 ms typically. This avoids excessive inrush current and creates a smooth output voltage rise slope. It also prevents excessive voltage drops of primary cells and rechargeable batteries with high internal impedance. The device can start into a pre-biased output capacitor. The converter starts with the applied bias voltage and ramps the output voltage to its nominal value.

## Switch Current Limit

The switch current limit prevents the WD1072 from high inductor current. The limit also prevents the WD1072 from drawing excessive current from a battery or an input voltage rail. Excessive current might occur under a heavy load or shorted output circuit condition. The device adopts the peak current limit control by sensing the current of the high-side switch. Once the high-side switch current limit reaches, the high-side switch is turned off and the low-side switch is turned on to ramp down the inductor current with an adaptive off-time.

## Under Voltage Lockout

To avoid mis-operation of the WD1072 at low input voltages, the Under Voltage Lockout (UVLO) is implemented to shut down the device at voltages lower than the Vuvlo with V ${ }_{\text {HYs_uvlo }}$ hysteresis.

## Thermal Shutdown

The WD1072 enters thermal shutdown if the junction temperature exceeds the thermal shutdown rising threshold, TJsD. If the junction temperature falls below the falling threshold, the device returns to normal operation automatically. www.ovt.com

## Application Information

## Setting the Output Voltage

The output voltage is set with a resistor divider from the output node to the FB pin. It is recommended to use $1 \%$ tolerance or better divider resistors. Start by using Equation (1) to calculate the Vout. To improve efficiency at light loads, consider using larger value resistors. High resistance is more susceptible to noise and voltage errors from the FB input current are more noticeable.

$$
\begin{equation*}
\mathrm{V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{FB}} \times\left(1+\frac{\mathrm{R} 1}{\mathrm{R} 2}\right) \tag{1}
\end{equation*}
$$

The feedback circuit is shown below:


## Setting the Inductor

An inductor is necessary to supply a constant current to the output load while being driven by the switched input voltage. A larger inductor results in less ripple current and a lower output ripple voltage. A larger inductor also has a larger physical footprint, higher series resistance, and lower saturation current. A good rule for determining the inductance value is to design the peak-to-peak ripple current in the inductor to be between $30 \%$ and $40 \%$ of the maximum output current, and ensure that the peak inductor current is below the maximum switch current limit. The inductance value is calculated with Equation (2):

$$
\begin{equation*}
\mathrm{L}=\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~F}_{\mathrm{SW}} \times \Delta \mathrm{I}_{\mathrm{L}}} \times\left(1-\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}}}\right) \tag{2}
\end{equation*}
$$

Where $\Delta_{L}$ is the peak-to-peak inductor ripple current. The inductor should not saturate under the
maximum inductor peak current. The peak inductor current is calculated with equation (3):

$$
\begin{equation*}
\mathrm{I}_{\mathrm{LP}}=\mathrm{I}_{\mathrm{OUT}}+\frac{\mathrm{V}_{\mathrm{OUT}}}{2 \times \mathrm{F}_{\mathrm{SW}} \times \mathrm{L}} \times\left(1-\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}}}\right) \tag{3}
\end{equation*}
$$

## Selecting the Input Capacitor

The device requires an input decoupling capacitor and an optional bulk capacitor depending on the application. Since the input current to the step-down converter is discontinuous, a capacitor is required to supply AC current to the step-down converter while maintaining the DC input voltage. For the best performance, use ceramic capacitors placed to the VIN as close as possible. Capacitors with X5R and X7R ceramic dielectrics are recommended because they are stable with temperature fluctuations.
The capacitors must also have a ripple current rating greater than the maximum input ripple current of the converter. The input ripple current is estimated with Equation (4):

$$
\begin{equation*}
\mathrm{I}_{\mathrm{CIN}}=\mathrm{I}_{\mathrm{OUT}} \times \sqrt{\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}}} \times\left(1-\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}}}\right)} \tag{4}
\end{equation*}
$$

The worst-case condition occurs at $\mathrm{V}_{\mathrm{IN}}=2 \mathrm{~V}_{\text {out }}$, shown in Equation (5):

$$
\begin{equation*}
\mathrm{I}_{\mathrm{CIN}}=\frac{1}{2} \times \mathrm{I}_{\mathrm{OUT}} \tag{5}
\end{equation*}
$$

For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current.
The input capacitance value determines the input voltage ripple of the converter. If there is an input voltage ripple requirement in the system, choose the input capacitor that meets the specification.
The input voltage ripple is estimated with Equation (6):

$$
\begin{equation*}
\Delta \mathrm{V}_{\mathrm{IN}}=\frac{\mathrm{I}_{\mathrm{OUT}}}{\mathrm{~F}_{\mathrm{SW}} \times \mathrm{C}_{\mathrm{IN}}} \times\left(\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}}}\right) \times\left(1-\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}}}\right) \tag{6}
\end{equation*}
$$

The worst-case condition occurs at $\mathrm{V}_{\mathbb{I N}}=2 \mathrm{~V}_{\text {out }}$, shown in Equation (7):

$$
\begin{equation*}
\Delta \mathrm{V}_{\mathrm{IN}}=\frac{1}{4} \times \frac{\mathrm{I}_{\mathrm{OUT}}}{\mathrm{~F}_{\mathrm{SW}} \times \mathrm{C}_{\mathrm{IN}}} \tag{7}
\end{equation*}
$$ www.ovt.com

A ceramic capacitor over $10 \mu \mathrm{~F}$ is recommended for the decoupling capacitor. An additional $0.1 \mu \mathrm{~F}$ capacitor from the VIN pin to the ground is optional to provide additional high frequency filtering.

## Selecting the Output Capacitor

An output capacitor is required to maintain the DC output voltage. Ceramic or POSCAP capacitors are recommended. The output voltage ripple is estimated with Equation (8):

$$
\begin{equation*}
\Delta \mathrm{V}_{\text {out }}=\frac{\mathrm{V}_{\text {out }}}{\mathrm{F}_{\mathrm{SW}} \times \mathrm{L}} \times\left(1-\frac{\mathrm{V}_{\text {out }}}{\mathrm{V}_{\mathrm{IN}}}\right) \times\left(\mathrm{R}_{\mathrm{ESR}}+\frac{1}{8 \times \mathrm{F}_{\mathrm{SW}} \times \mathrm{C}_{\text {out }}}\right) \tag{8}
\end{equation*}
$$

For ceramic capacitors, the impedance at the switching frequency is dominated by the capacitance. The output voltage ripple is mainly caused by the capacitance. For simplification, the output voltage ripple is estimated with Equation (9):

$$
\begin{equation*}
\Delta \mathrm{V}_{\mathrm{OUT}}=\frac{\mathrm{V}_{\mathrm{OUT}}}{8 \times \mathrm{F}_{\mathrm{SW}}^{2} \times \mathrm{L} \times \mathrm{C}_{\mathrm{OUT}}} \times\left(1-\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}}}\right) \tag{9}
\end{equation*}
$$

For POSCAP capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple is approximated with Equation (10):

$$
\begin{equation*}
\Delta \mathrm{V}_{\mathrm{OUT}}=\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~F}_{\mathrm{SW}} \times \mathrm{L}} \times\left(1-\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}}}\right) \times \mathrm{R}_{\mathrm{ESR}} \tag{10}
\end{equation*}
$$

## PC Board Layout Considerations

A good circuit board layout aids in extracting the most performance from the WD1072. Poor circuit layout degrades the output ripple and EMI or EMC performance.
The evaluation board layout is optimized for the WD1072. Use the layout for best performance. If the layout needs changing, follow the guidelines below:

- Use wide and short traces for power paths (such as the VIN, the SW, and the GND) to improve efficiency and reduce parasitic inductance.
- The input low-ESR ceramic capacitor needs to be connected to the VIN and the GND pin as close as possible to the IC.
- Arrange a quiet path for output voltage sense and feedback network, and make it surrounded by a ground plane if possible. Place feedback network close to the IC.
- GND trace that connects the Cin, the GND pin, the NC pin, and the Cout should be as short and wide as possible to minimize the trace impedance. Big GND plane or layer is strongly recommended to improve thermal and noise performance.
 www.ovt.com


## Package Outline Dimensions

SOT-563


TOP VIEW
BOTTOM VIEW


SIDE VIEW

| Symbol | Dimensions in Millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. |
| A | 0.45 | 0.52 | 0.60 |
| A1 | 0.00 | - | 0.05 |
| e | 0.50 BSC |  |  |
| c | 0.09 | - | 0.18 |
| D | 1.50 | 1.60 | 1.70 |
| E | 1.50 | 1.60 | 1.70 |
| E1 | 1.10 | - | 1.45 |
| b | 0.17 | 0.22 | 0.27 |
| L | $0.15 R e f$ |  |  |
| L1 | $0.25 R e f$ |  |  |
| 0 | Ref |  |  |

DFN1616


TOP VIEW


SIDE VIEW


BOTTOM VIEW


RECOMMENDED LAND PATTERN(Unit:mm)

| Symbol | Dimensions in Millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. |
| A | 0.50 | 0.55 | 0.60 |
| A1 |  | 0.127 Ref. |  |
| A2 | 0.00 | 0.02 | 0.05 |
| D | 1.50 | 1.60 | 1.70 |
| E | 1.50 | 1.60 | 1.70 |
| b | 0.20 | 0.25 | 0.30 |
| b 1 | 0.10 | 0.15 | 0.20 |
| e |  | 0.50 BSC |  |
| L | 0.30 | 0.35 | 0.40 |
| L1 | 0.35 | 0.40 | 0.45 |

## Tape and Reel Information

## Reel Dimensions



## Tape Dimensions



Quadrant Assignments for PIN1 Orientation in Tape


User Direction of Feed

| RD | Reel dimension | $\nabla$ 7inch | $\Gamma$ 13inch |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| W | Overall width of the carrier tape | $\nabla 8 \mathrm{~mm}$ | $\Gamma 12 \mathrm{~mm}$ | $\Gamma 16 \mathrm{~mm}$ |  |
| P1 | Pitch between successive cavity centers | $\Gamma 2 \mathrm{~mm}$ | $\nabla 4 \mathrm{~mm}$ | $\Gamma 8 \mathrm{~mm}$ |  |
| Pin1 | Pin1 Quadrant | $\Gamma$ Q1 | $\Gamma \mathrm{Q} 2$ | $\nabla \mathrm{Q} 3$ | $\Gamma \mathrm{Q} 4$ |

