

WD5125C

[Http://www.sh-willsemi.com](http://www.sh-willsemi.com)

2.5A Buck-Boost Converters with I²C Interface


Descriptions

The WD5125C is a high efficiency, high output current buck-boost converter fully programmable through I²C. Depending on the input voltage, it can automatically operate in boost, buck or in a novel 4-cycle buck-boost mode when the input voltage is approximately equal to the output voltage. The transitions between modes happen at defined thresholds and avoid unwanted toggling within the modes to reduce output voltage ripple. Two registers, accessible through I²C, set the output voltage, and a VSEL pin selects which output voltage register is active. Thus the devices can support dynamic voltage scaling. If the output voltage register is changed during operation or the VSEL pin is toggled, the device transits in a defined, programmable ramp-rate.


The WD5125C is available in a 2.2mm×1.3mm CSP-15L package. Standard products is Pb-Free and Halogen-Free.

Features

- Input Voltage Range : 2.2V to 5.5V
- Output voltage range: 1.8 V to 5.2 V
 - ◆ I²C-configurable during operation and shutdown
 - ◆ VSEL pin to toggle between two output voltage presets
- Peak current mode buck-boost architecture
 - ◆ Defined transitions between buck, buck-boost and boost operation
 - ◆ Forward and reverse current operation
 - ◆ Start-up into pre-biased outputs
- Safety and robust operation features
 - ◆ Integrated soft start
 - ◆ Overtemperature and overvoltage protection
 - ◆ True load disconnect during shutdown
 - ◆ Forward and backward current limit
- Pre-programmed output voltages (3.3 V, 3.45 V)
- High efficiency over entire load range
 - ◆ Low 13 μ A operating quiescent current
 - ◆ Automatic power save mode and forced PWM mode (I²C-configurable)



CSP-15L



Pin configuration (Top view)

W = Device code
Y = Special code
W = Year code
W = Week code


Marking

Applications


- System pre-regulator
- Point-of-load regulation
- Thermoelectric device supply
- Broadband network radio or SoC supply

Order information

Device	Package	Shipping
WD5125C -15/TR	CSP-15L	3000/Reel&Tape

Typical Applications

Pin Descriptions

Pin NO.	Symbol	I/O	Descriptions
A1	EN	I	Device enable. A high logic level on this pin enables the device; a low logic level on this pin disables the device.
A2	VIN	—	Supply voltage for power stage
A3	VIN	—	Supply voltage for power stage
B1	VSEL	I	This pin selects which VOUT register is active. When a low logic level is applied to this pin, the VOUT1 register sets the output voltage. When a high logic level is applied to this pin, the VOUT2 register sets the output voltage.
B2	LX1	—	Inductor connection
B3	LX1	—	Inductor connection
C1	AGND	—	Analog ground
C2	GND	—	Power ground
C3	GND	—	Power ground
D1	SCL	I/O	I2C serial interface clock. Pull this pin up to the I2C bus voltage with a resistor or a current source.
D2	LX2	—	Inductor connection
D3	LX2	—	Inductor connection
E1	SDA	I/O	I2C serial interface data. Pull this pin up to the I2C bus voltage with a resistor or a current source.
E2	VOUT	—	Converter output
E3	VOUT	—	Converter output

Block Diagram

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Input voltage	VIN, LX1, LX2, VOUT, SCL, SDA, EN, VSEL	-0.3~+6	V
Input voltage for less than 10 ns	LX1, LX2	-3~9	V
Thermal Characteristics ⁽¹⁾	R _{θJA}	80.5	°C/W
	R _{θJC}	0.6	°C/W
Maximum Junction Temperature	T _J	150	°C
Operating Ambient Temperature	T _{opr}	-40 ~ 85	°C
Storage Temperature	T _{stg}	-65 ~ 150	°C
ESD Classification	HBM	±2000	V
	CDM	±500	V

Recommended Operation Conditions ⁽²⁾

Symbol	Characteristics	Min.	Typ.	Max.	Unit
V _{IN}	Supply Voltage	2.2		5.5	V
V _{OUT}	Output Voltage	Low range		4.975	V
		High range	2.025	5.2	
V _{IH}	High-level input voltage	SCL, SDA, VSEL	1.3	V _I	V
V _{IL}	Low-level input voltage	SCL, SDA, VSEL	0	0.3	V
V _{EN}	Input voltage	EN	0	V _I	V
I _O	Output current	V _O = 3.3 V, V _I ≥ 2.5 V		2.5	A
		V _O = 3.5 V, V _I ≥ 2.5 V		2	
		V _O = 3.5 V, V _I ≥ 2.8 V		2.5	
		V _O = 3.3 V, V _I ≥ 3 V		3	
C _{IN}	Input capacitance, effective value	5			μF
C _O	Output capacitance, effective value	13	16		μF
L	Inductance, effective value	0.39	0.47	0.56	μH
T _A	Operating free-air temperature	-40	-	85	°C
T _J	Operating junction temperature	-40	-	125	°C

These are stress ratings only. Stresses exceeding the range specified under “Absolute Maximum Ratings” may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

Note 1: Surface mounted on FR-4 Board using 1 square inch pad size, dual side, 1oz copper.

Note 2: The device is not guaranteed to function outside of its operating conditions.

Preliminary

Electronics Characteristics
 $V_{IN} = 3.6\text{ V}$, $V_{OUT} = 3.3\text{ V}$, Typical values are at $T_J = 25^\circ\text{C}$, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
SUPPLY AND THERMAL PROTECTION							
$I_{Q,VIN}$	Supply current into VIN	$V_I = 3.6\text{ V}$, $V_O = 3.3\text{ V}$, $V_{(EN)} = 3.6\text{ V}$, not switching		14		μA	
		$V_I = 3.6\text{ V}$, $V_O = 0\text{ V}$, $V_{(EN)} = 3.6\text{ V}$, Output disabled with ENABLE bit in Control Register		13		μA	
I_{SD}	Shutdown current into VIN	$V_I = 3.6\text{ V}$, $V_O = 0\text{ V}$, $V_{(EN)} = 0\text{ V}$		0.5		μA	
V_{IT+}	Under-voltage lockout threshold	V_{UVLO} rising	2	2.1	2.2	V	
V_{IT-HYS}	UVLO threshold voltage hysteresis	$V_{UVLO-HYS}$		150		mV	
T_{OTP}	Thermal shutdown temperature	Junction temperature rising		155		$^\circ\text{C}$	
$T_{OTP-HYS}$	Thermal shutdown hysteresis			20		$^\circ\text{C}$	
I/O SIGNALS							
V_{IT+}	Positive-going input threshold voltage	SCL, SDA, VSEL			1.17	V	
		EN		1.07	1.1		1.13
V_{IT-}	Negative-going input threshold voltage	SCL, SDA, VSEL		0.42		V	
		EN		0.97	1		1.03
V_{HYS}	Hysteresis voltage	EN	40			mV	
I_{IH}	High-level input current	SCL, SDA, VSEL	$V_{(SCL)} = V_{(SDA)} = V_{(VSEL)} = 1.8\text{ V}$, no pullup resistor		± 0.01	± 0.1	
I_{IL}	Low-level input current	SCL, SDA, VSEL	$V_{(SCL)} = V_{(SDA)} = V_{(VSEL)} = 0\text{ V}$, no pullup resistor		± 0.01	± 0.1	
I_{OL}	Low-level output current	SCL, SDA	$V_{OL} = 0.4\text{ V}$		20	mA	
I_{IB}	Input bias current	EN	$V_{(EN)} = 0\text{ V}$ to 5.5 V		± 0.01	± 0.1	
POWER STAGE							
V_O	Output voltage range	Low range		1.8	4.975	V	
		High range		2.025	5.2		
	Output voltage accuracy	PWM operation		-1.5	1.5	%	
		PSM operation		-1.5	3.5		
Default output voltage (RANGE = 0)	VSEL = low			3.3	V		
	VSEL = high			3.45			
I_{LIMIT}	Switch current limit	$V_I = 2.9\text{ V}$, $V_O = 3.6\text{ V}$, boost operation, output sourcing current		5.2	6.5	A	
		$V_I = 4.1\text{ V}$, $V_O = 3.3\text{ V}$, buck operation, output sourcing current		3.8	4.3		5.2
		$V_I = 5\text{ V}$, $V_O = 3.3\text{ V}$, reverse-boost operation, output sinking current		-1.3	-0.35		
$I_{T-(PSM)}$	PSM entry threshold (peak) current	$V_I = 4.2\text{ V}$; $V_O = 3.3\text{ V}$			0.85	A	
$I_{DISCHARGE}$	Output discharge current	$V_I = 3.6\text{ V}$, $V_O \geq 0.8\text{ V}$		50		mA	
$V_{T+(PG)}$	Positive-going power-good threshold voltage				95	%	
$V_{T-(PG)}$	Negative-going power-good threshold voltage				90		
V_{INOV}	Positive-going input overvoltage threshold				5.7	V	
I²C INTERFACE							
	7-Bit slave address				75h		

Timing Requirements

Over operating junction temperature range and recommended supply voltage range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{SCL}	SCL clock frequency	Standard mode	0		100	kHz
		Fast mode	0		400	
		Fast mode plus	0		1000	
t _{LOW}	LOW period of the SCL clock	Standard mode	4.7			μs
		Fast mode	1.3			
		Fast mode plus	0.5			
t _{HIGH}	HIGH period of the SCL clock	Standard mode	4.0			μs
		Fast mode	0.6			
		Fast mode plus	0.26			
t _{BUF}	Bus free time between a STOP and a START condition	Standard mode	4.7			μs
		Fast mode	1.3			
		Fast mode plus	0.5			
t _{SU,STA}	Set-up time for a repeated START condition	Standard mode	4.0			μs
		Fast mode	0.6			
		Fast mode plus	0.26			
t _{HD,STA}	Hold time (repeated) START condition	Standard mode	4.0			μs
		Fast mode	0.6			
		Fast mode plus	0.26			
t _{SU,DAT}	Data set-up time	Standard mode	250			ns
		Fast mode	100			
		Fast mode plus	50			
t _{HD,DAT}	Data hold time	Standard mode	0			μs
		Fast mode	0			
		Fast mode plus	0			
t _r	Rise time of both SDA and SCL signals	Standard mode			1000	ns
		Fast mode	20		300	
		Fast mode plus			120	
t _f	Fall time of both SDA and SCL signals	Standard mode			300	ns
		Fast mode	20×V _{DD} /5.5		300	
		Fast mode plus	20×V _{DD} /5.5		120	
t _{SU,STO}	Set-up time for STOP condition	Standard mode	4.0			μs
		Fast mode	0.6			
		Fast mode plus	0.26			
t _{VD,DAT}	Data valid time	Standard mode			3.45	μs
		Fast mode			0.9	
		Fast mode plus			0.45	

Timing Requirements (continued)

Over operating junction temperature range and recommended supply voltage range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{VD,ACK}	Data valid acknowledge time	Standard mode			3.45	μS
		Fast mode			0.9	
		Fast mode plus			0.45	
C _b	Capacitive load for each bus line	Standard mode			400	pF
		Fast mode			400	
		Fast mode plus			550	
t _{W(VSEL)}	VSEL pulse duration	VSEL = high or low		5		μS

Switching Characteristics

 V_{IN} = 3.6 V, V_{OUT} = 3.3 V, Typical values are at T_J = 25°C, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{d(EN)}	Delay between a rising edge on the EN pin and the start of the output voltage ramp	T _J = 25°C, V _I = 3.6 V		270	450	μS
t _{d(PG)}	Power-good delay	V _O falling		50		μS
SR	Slew rate of internal ramp during dynamic voltage scaling	SLEW = 00b, forced-PWM operation		±1		V/mS
		SLEW = 01b, forced-PWM operation		±2.5		
		SLEW = 10b, forced-PWM operation		±5		
		SLEW = 11b, forced-PWM operation		±10		
f _{sw}	Inductor Switching Frequency	no Load, PWM operation	1.9	2.25	2.6	MHz
t _{d(VSEL)}	Delay between rising edge of VSEL and start of DVS ramp				5	μS

Typical Characteristics

($V_{IN} = 3.6\text{ V}$, $V_{OUT} = 3.3\text{ V}$, Typical values are at $T_J = 25^\circ\text{C}$, unless otherwise noted.)

Preliminary

Operation Informations

The WD5125C is a high-efficiency buck-boost converters that integrated four switches internally to achieve high efficiency power conversion over a wide range of input voltages and output currents. It can automatically switches between buck, boost, and buck-boost operation depends on the operating conditions.

Feature Description

Operation Mode

The device could automatically select the best operation mode (buck, boost or buck-boost) depends on operation condition as showed below:




Figure x. Operation Mode Selection

Power-Save Mode Operation (PSM)

To increase efficiency across the wide range of operating conditions, the device automatically changes from PWM at medium and high load conditions to PSM at light load condition.

To enable power-save mode, clear the FPWM bit in the Control register to 0.

Table 1. FPWM versus PSM Performance Comparison

PERFORMANCE PARAMETER	BEST OPERATING MODE
Low-power efficiency	Power-Save Mode (PSM)
Medium- and high-power efficiency	No difference
DC Output voltage accuracy	Forced-PWM
Transient response	Forced-PWM
Output voltage ripple	Forced-PWM

Forced-PWM Operation (FPWM)

The device always operates in PWM mode if FPWM mode bit has been set in Control register. FPWM operation has lower output voltage ripple and better transient response than power-save mode operation, but lower efficiency at low output currents (see [Table 1](#)).

Note that the device inhibits forced-PWM operation during start-up (that is, until the converter output has reached power-good for the first time).

Enable (EN)

The EN pin enables and disables the device, high enable the device and low disable the device.

You can also use the ENABLE bit in the Control register to enable and disable the output of the converter (see the [Register Map](#)).

Table 2. Device Enable Truth Table

ENABLE PIN (EN)	ENABLE BIT	DEVICE STATE	OUTPUT STATE
0	X	Device in Shutdown	Output Discharge Active
1	0	Programming Interface Active	Output Disabled (Hi-Z)
1	1	Device Active	Output Enabled

Undervoltage Lockout (UVLO)

The device has an undervoltage lockout function that disables the device when the supply voltage is too low for correct operation.

Soft Start

To minimize inrush current and output voltage overshoot during start-up, the device has a soft-start function. At turn on, the switch current limit ramps gradually to its maximum value and the device starts up in a controlled way. The gradual increase of the current limit generates the smallest inrush current for no-load conditions. It is also possible to start into a high load as long as the load does not exceed the device current limit.

The rise time of the output voltage changes with the application circuit and the operating conditions. The output voltage rise time increases if the following occurs:

- The output capacitance is large.
- The load current is large.
- The device operates in boost mode.

Output Voltage Control

The device supports output voltage range from 1.8 V to 5.2 V with a resolution of 25 mV. To set the needed output voltage, you must first program the RANGE bit in the Control register to select the output voltage range:

- When RANGE = 0, you can program the output voltage from 1.8 V to 4.975 V.
- When RANGE = 1, you can program the output voltage from 2.025 V to 5.2 V.

Then you can program the VOUT1 register and VOUT2 register to set the output voltage:

- When RANGE = 0, $V_O = (VOUT[6:0] \times 0.025) + 1.8$ V
- When RANGE = 1, $V_O = (VOUT[6:0] \times 0.025) + 2.025$ V

VOUT[6:0] is the 7-bit value in the VOUT1 register or VOUT2 register, whichever is active.

The VSEL pin selects which VOUT register is active:

- When VSEL = low, the VOUT1 register sets the output voltage.
- When VSEL = high, the VOUT2 register sets the output voltage.

To prevent output voltage transients, it's not recommended to change the output voltage range while the converter is in operation

Dynamic Voltage Scaling

The device supports dynamic voltage scaling (DVS) function which lets you change the output voltage in a controlled way during operation.

Figure x shows a simplified block diagram of the DVS function. The VSEL pin selects either the VOUT1 register or the VOUT2 register to control the output voltage. The ramp control block detects when the target output voltage is different from the actual output voltage and ramps the output voltage to the target voltage in 25-mV steps. 2-bit SLEW parameter in the Control register is been used to select one of four slew rates from 0.5 V/ms to 10 V/ms.

The device starts a DVS ramp when you change the logic level on the VSEL pin or program to a new value in the active VOUT register.





Figure x. Dynamic Voltage Scaling Block Diagram

Note that if you change the contents of the active VOUT register or change the state of the VSEL pin during start-up (that is, before the end of the soft start), the converter uses the new value immediately and does not ramp gradually to the final value.

Figure x shows the timing diagram when you use the VSEL pin to change between the output voltage values in the VOUT1 and VOUT2 registers.



$$t_r = t_r = \frac{|V_{O(1)} - V_{O(2)}|}{SR}$$

Where

- V_{O(1)} is the output voltage set by the VOUT1 register
- V_{O(2)} is the output voltage set by the VOUT2 register
- SR is the slew rate set by the SLEW bits in the CONTROL register

Figure x. DVS Timing Diagram Using the VSEL Pin

Ramp-PWM Operation (RPWM)

If you want the device to operate in power-save mode, but you want to make sure that dynamic voltage scaling

ramps the output voltage up and down in a controlled way. Ramp-PWM operation need to be enabled, the device operates in forced-PWM when it ramps from one output voltage to another during dynamic voltage scaling. If the device operates in power-save mode and Ramp-PWM is disabled, the device cannot always control the ramp from a higher output voltage to a lower output voltage, because in power-save mode the device cannot sink current (see Figure x).

To enable Ramp-PWM operation, set the RAMP bit in the Control register to 1. To disable Ramp-PWM operation, clear the RAMP bit in the Control register to 0.




Figure x. Ramp-PWM Operation

Protection Functions

Input Voltage Protection (V_{INOV})

Under certain operating conditions, current can flow from the output of the device to the input. For example, this can occur during dynamic voltage scaling when the output ramps down to a lower voltage and the VOUT pin sinks current from the output capacitor. Under such conditions, if the voltage source supplying the device cannot sink current, the voltage on the VIN pin can rise uncontrollably.

To make sure the input voltage stays within the permitted range, the device stops switching if the voltage on the VIN pin is greater than 5.7 V. The device automatically starts to switch again when the voltage on the VIN pin is less than 5.7 V.

Current Limit Mode and Overcurrent Protection

The device has a clamp circuit which limits the peak inductor current in the event of an overload. The exact value of the output current during an overload changes with the operating conditions (V_I and V_O) and the switching mode (buck, buck-boost, or boost).

Overloads increase the power dissipation in the device, which increases its temperature. If the device becomes too hot, the thermal shutdown function turns off the converter. When the device cools down, the thermal shutdown function automatically turns on the converter again. Thus, under a permanent overload condition, the device can periodically turn on and off, as it cools down and then heats up.

Thermal Shutdown

The device has a thermal shutdown function which turns off the converter if the junction temperature is greater than 155°C. The device automatically turns on the converter again when the junction temperature is less than 135°C.

When the device detects an overtemperature condition, it sets the TSD bit in the Status register to 1. The device clears the TSD bit to 0 if you read the Status register when the junction temperature of the device is less than 135°C.

Power Good

The device has a power-good function which indicates if the output of the DC/DC converter is in regulation or not. The device detects a power-good condition when the output voltage is greater than 95% of its nominal value and detects a power-not-good condition when the output voltage is less than 90% of its nominal value.

When a power-not-good condition occurs, the device sets the \overline{PG} bit in the Status register to 1. The device clears the \overline{PG} bit to 0 if you read the Status register when a power-good condition exists.

Load Disconnect

The input is disconnected from the output when the device is shut down. This prevents any current flow from the output to the input or from the input to the output.

Output Discharge


The device actively discharges the output when the EN pin is low.

Preliminary

I²C Interface

Interface Overview

The WD5125C utilizes I²C interface to write / read internal registers. It supports up to 1000Kbps fast mode plus. The 7-bit I²C address is 0x75H.



Data Transactions



Each data transaction is composed of a Start Condition, a number of byte transfers (set by the software) and a Stop Condition to terminate the transaction. Every byte written to the SDA bus must be 8 bits long and is transferred with the most significant bit (MSB) first. After each byte, an Acknowledge signal must follow.

Depending upon the state of the R/W bit, two types of data transfer are possible: Slave Receiver Mode (Write Mode) or Slave Transmitter Mode (Read Mode). The following figures provide more information on this process.

The 7-bit slave device address is 1110101 binary (or 75H).



I²C Write – Slave Receiver Mode



I²C Read – Slave Transmitter Mode

Where

S	= START condition
P	= STOP condition
Device Address	= 1110101 (7 bits, MSB first)
Register Address	= Reg1 – Reg5 address (8 bits)
Data	= data to read or write (8 bits)
1	= Read command bit
0	= Write command bit
A	= acknowledge (SDA low)
A*	= not acknowledge (SDA high)

Preliminary

Register Definition
Register List


SLAVE ADDRESS	REGISTER ADDRESS	REGISTER NAME	FACTORY DEFAULT	FUNCTION
0b1110101	0x01	CONTROL	0x00	Control
0b1110101	0x02	STATUS	0x00	Status
0b1110101	0x03	DEVID	0x50	Device ID
0b1110101	0x04	VOUT1	0x3B	VOUT1
0b1110101	0x05	VOUT2	0x41	VOUT2

Register Maps




Address	Acronym	Register Name	Detail				
			Bit	Field	Type	Reset	Description
0x01	CONTROL	Control	7	RESERVED	R/W	0b	Reserved
			6	RANGE	R/W	0b	This bit selects the output voltage range. 0: Low range (1.800 V to 4.975 V) 1: High range (2.025 V to 5.200 V)
			5	ENABLE	R/W	1b	This bit controls operation of the converter. 1: Converter operation enabled
			4	OOA	R/W	0b	This bit controls the out-of-audio function. 0: out-of-audio operation disabled
							1: out-of-audio operation enabled
			3	FPWM	R/W	0b	This bit controls the forced-PWM function. 0: forced-PWM operation disabled
							1: forced-PWM operation enabled
			2	RPWM	R/W	0b	This bit controls the ramp-PWM function. 0: ramp-PWM operation disabled
1: ramp-PWM operation enabled							
1-0	SLEW	R/W	00b	These bits control the slew rate of the converter when the output voltage setting is changed to a new value. 0b = 1 V/ms			
				1b = 2.5 V/ms			
				10b = 5 V/ms			
				11b = 10 V/ms			
0x02	STATUS	Status	7-2	RESERVED	R	0b	Reserved
			1	TSD	R	0b	This bit shows the status of the thermal shutdown function. 0: temperature good
							1: an overtemperature event was detected
			0	/PG	R	0b	This bit shows the status of the power-good comparator. 0: power-good
1: a power-not-good was detected							


Register Maps(continued)

Address	Acronym	Register Name	Detail				
			Bit	Field	Type	Reset	Description
0x03	DEVID	Device Identity	7-4	MANUFACTURER[3:0]	R	0101b	These bits identify the device manufacturer. 器件区分唯一编码
			3-2	MAJOR[1:0]	R	00b	These bits identify the major silicon revision. 电源厂商自定义
			1-0	MINOR[1:0]	R	00b	These bits identify the minor silicon revision. 电源厂商自定义
			7	Reserved	R/W	0b	Reserved.
0x04	VOUT1	Device Identity	6-0	MINOR[1:0]	R/W	0111011b	These bits set the output voltage when the VSEL pin is low. 0011111b=2.6V 0111011b=3.3V 1101111=4.6V Eg.: 25mV step, 0100000=2.625V
			7	Reserved	R/W	0b	Reserved.
			6-0	MINOR[1:0]	R/W	0111011b	These bits set the output voltage when the VSEL pin is high. 0011111b=2.6V 1000001=3.45V 1101111=4.6V Eg.: 25mV step, 0100000=2.625V
			7	Reserved	R/W	0b	Reserved.
0x05	VOUT2	Device Identity	6-0	MINOR[1:0]	R/W	0111011b	These bits set the output voltage when the VSEL pin is high. 0011111b=2.6V 1000001=3.45V 1101111=4.6V Eg.: 25mV step, 0100000=2.625V
			7	Reserved	R/W	0b	Reserved.
			6-0	MINOR[1:0]	R/W	0111011b	These bits set the output voltage when the VSEL pin is high. 0011111b=2.6V 1000001=3.45V 1101111=4.6V Eg.: 25mV step, 0100000=2.625V
			7	Reserved	R/W	0b	Reserved.

PACKAGE OUTLINE DIMENSIONS
CSP-15L


Symbol	Dimensions in Millimeters		
	Min.	Typ.	Max.
A	0.51	0.56	0.61
A1	0.19	0.21	0.23
A2	0.32	0.35	0.38
A3	0.025REF		
b	0.24	0.26	0.28
D	1.94	1.97	2.00
E	1.14	1.17	1.20
e	0.40BSC		
e1	0.80BSC		
e2	1.60BSC		

TAPE AND REEL INFORMATION
Reel Dimensions

Tape Dimensions

Quadrant Assignments For PIN1 Orientation In Tape



 User Direction of Feed

RD	Reel Dimension	<input checked="" type="checkbox"/> 7inch	<input type="checkbox"/> 13inch		
W	Overall width of the carrier tape	<input checked="" type="checkbox"/> 8mm	<input type="checkbox"/> 12mm		
P1	Pitch between successive cavity centers	<input type="checkbox"/> 2mm	<input checked="" type="checkbox"/> 4mm	<input type="checkbox"/> 8mm	
Pin1	Pin1 Quadrant	<input checked="" type="checkbox"/> Q1	<input type="checkbox"/> Q2	<input type="checkbox"/> Q3	<input type="checkbox"/> Q4